



# FIG. 1a




# FIG. 1b



|             |    |              |
|-------------|----|--------------|
| $2^4 - 1 =$ | 15 | 1111         |
| subtract    | 7  | <u>-0111</u> |
| to get      | -7 | 1000         |

120

FIG. 1c



|          |    |              |
|----------|----|--------------|
| $2^4 =$  | 16 | 10000        |
| subtract | 7  | <u>-0111</u> |
| to get   | -7 | 1001         |

130

FIG. 2




FIG. 3a







FIG. 3b



[illegible]

PRIOR ART  
FIG. 4



PRIOR ART  
FIG. 5

|           |  |  |   |  |
|-----------|--|--|---|--|
| Pair i    | 0 +0                                     | 1 +1                                     | -1 + -1                                   |  |
| Pair i -1 | any                                      | any                                      | any                                       |  |
| Output    | C <sub>i</sub> = 0<br>U <sub>i</sub> = 0 | C <sub>i</sub> = 1<br>U <sub>i</sub> = 0 | C <sub>i</sub> = -1<br>U <sub>i</sub> = 0 |  |

|           |   |   |   |  |
|-----------|---|---|---|--|
| Pair i    | 0 +1                                      | -1 +0                                     | -1 +0                                     | 0 +1                                     |
| Pair i -1 | no -1                                     | no -1                                     | has -1                                    | has -1                                   |
| Output    | C <sub>i</sub> = 1<br>U <sub>i</sub> = -1 | C <sub>i</sub> = 0<br>U <sub>i</sub> = -1 | C <sub>i</sub> = -1<br>U <sub>i</sub> = 1 | C <sub>i</sub> = 0<br>U <sub>i</sub> = 1 |

Rules for adding sign-digit numbers:  
 $Sum_i = C_{i-1} + U_i$

PRIOR ART  
**FIG. 6**




FIG. 6 is a block diagram of a prior art system. The system includes a CSA (Carry-Save Adder) and a CPC (Carry-Propagate Comparator). The CSA has two inputs and two outputs, labeled C and S. The C output is labeled (N + 1)B. The S output is connected to the LSB input of the CPC. The CPC has two inputs and one output, labeled C. The C output is labeled (N + 1)B. The CPC also has an MSB input, which is connected to the MSB output of the CSA. The CPC also has an N input, which is connected to ground.




FIG. 7a





FIG. 7b



FIG. 7c

| 3:2 Compressor |   |   |           |   |   |
|----------------|---|---|-----------|---|---|
| ROM Address    |   |   | ROM Data  |   |   |
| 0              | 0 | 0 | 0         | 0 | 0 |
| 0              | 0 | 1 | 0         | 1 | 1 |
| 0              | 1 | 0 | 0         | 1 | 1 |
| 0              | 1 | 1 | 1         | 0 | 0 |
| 1              | 0 | 0 | 0         | 1 | 1 |
| 1              | 0 | 1 | 1         | 0 | 0 |
| 1              | 1 | 0 | 1         | 0 | 0 |
| 1              | 1 | 1 | 1         | 1 | 1 |
| A B C          |   |   | Carry Sum |   |   |

FIG. 8



|     | $C_2S_2$ | $C_1S_1$ | $C_0S_0$ |
|-----|----------|----------|----------|
| 910 | 00       | 00       | 00       |
| 911 | 01       | 01       | 10       |
| 912 | 01       | 10       | 00       |
| 913 | 00       | 11       | 10       |
| 914 | 10       | 00       | 00       |
| 915 | 11       | 01       | 10       |
| 916 | 11       | 10       | 00       |
| 917 | 10       | 11       | 10       |

FIG. 9a

|     | $C_2S_2$ | $C_1S_1$ | $C_0S_0$ |
|-----|----------|----------|----------|
| 920 | 11       | 11       | 11       |
| 921 | 10       | 10       | 01       |
| 922 | 10       | 01       | 11       |
| 923 | 11       | 00       | 01       |
| 924 | 01       | 11       | 11       |
| 925 | 00       | 10       | 01       |
| 926 | 00       | 01       | 11       |
| 927 | 01       | 00       | 01       |


FIG. 9b

|      | $C_2S_2$ | $C_1S_1$ | $C_0S_0$ |   | $\overline{C_2S_2}$ | $\overline{C_1S_1}$ | $\overline{C_0S_0}$ |      |
|------|----------|----------|----------|---|---------------------|---------------------|---------------------|------|
| 3 =  | 00       | 01       | 01       | → | 11                  | 10                  | 10                  | = 2  |
| 2 =  | 00       | 01       | 00       | → | 11                  | 10                  | 11                  | = 3  |
| 1 =  | 00       | 00       | 01       | → | 11                  | 11                  | 10                  | = -4 |
| 0 =  | 00       | 00       | 00       | → | 11                  | 11                  | 11                  | = -3 |
| -1 = | 01       | 01       | 01       | → | 10                  | 10                  | 10                  | = -2 |
| -2 = | 01       | 01       | 00       | → | 10                  | 10                  | 11                  | = -1 |
| -3 = | 01       | 00       | 01       | → | 10                  | 11                  | 10                  | = 0  |
| -4 = | 01       | 00       | 00       | → | 10                  | 11                  | 11                  | = 1  |

$$N \rightarrow \overline{N} = -N-3(\text{mod } 8)$$

FIG. 10

# FIG. 11



# FIG. 12




FIG. 13a







FIG. 13b



1319

FIG. 13b is a schematic diagram of a logic circuit 1319. The circuit 1319 includes a first logic block 1314 and a second logic block 1316. The first logic block 1314 includes three 4-input AND gates and a 4-input OR gate. The second logic block 1316 includes three 4-input AND gates and a 4-input OR gate. The circuit 1319 also includes a third logic block 1319. The circuit 1319 includes a first 4-input AND gate, a second 4-input AND gate, a third 4-input AND gate, and a 4-input OR gate. The circuit 1319 includes a first 4-input AND gate, a second 4-input AND gate, a third 4-input AND gate, and a 4-input OR gate. The circuit 1319 includes a first 4-input AND gate, a second 4-input AND gate, a third 4-input AND gate, and a 4-input OR gate.

FIG. 13c




FIG. 13d




FIG. 13e




FIG. 14






FIG. 15




FIG. 16a




FIG. 16b







FIG. 17








FIG. 19b




FIG. 20




FIG. 21a




FIG. 21b






FIG. 22a

| $C_2S_2$ | $C_1S_1$ | $C_0S_0$ | $(S_2 \oplus C_1) \oplus (S_1 + C_0)$ |   |   |   |   |   |      |
|----------|----------|----------|---------------------------------------|---|---|---|---|---|------|
| 00       | 00       | 00       | 0                                     | 0 | 0 | 0 | 0 | 0 | 2200 |
| 01       | 01       | 10       | 1                                     | 1 | 0 | 0 | 1 | 1 | 2201 |
| 01       | 10       | 00       | 1                                     | 0 | 1 | 0 | 0 | 0 | 2202 |
| 00       | 11       | 10       | 0                                     | 0 | 1 | 0 | 1 | 1 | 2203 |
| 10       | 00       | 00       | 0                                     | 0 | 0 | 0 | 0 | 0 | 2204 |
| 11       | 01       | 10       | 1                                     | 1 | 0 | 0 | 1 | 1 | 2205 |
| 11       | 10       | 00       | 1                                     | 0 | 1 | 0 | 0 | 0 | 2206 |
| 10       | 11       | 10       | 0                                     | 1 | 1 | 0 | 1 | 1 | 2207 |

FIG. 22b




FIG. 22c




FIG. 22d




FIG. 23




FIG. 24




FIG. 25a




FIG. 25b









FIG. 26





# FIG. 27a



# FIG. 27b





[illegible][illegible]

**FIG. 29**




FIG. 30a





FIG. 30b



3011 Bypass Multiplexer  
 3012 Control  
 3014 Redundant Subtract  
 3015  $C_Y$   $S_Y$   
 3025  $C_X$   $S_X$   
 3005 C S  
 3008 MSB Compare  
 3009 M-compare  
 Compare

FIG. 31

